Introduction
In the design of digital circuits, switching speed of the circuit is one of the important parameters to be considered. Great effort has been given to the development of accurate analytical delay models for CMOS gates. These models are useful for understanding and defining performance trade off with respect to design parameters and better use the design space. The delay of CMOS structures depends on the structural parameters (arrangement and sizes of transistors), the output load (with full layout parasitic capacitances), technology parameters, including short channel saturation effects and input wave form slopes.
If structural and loading parameters can be considered quite well with standard RC modelling, technology parameters and input slope effects are becoming more and more important for modern technologies and low voltage applications.
Sakurai [l] has recently introduced his a-power law MOSFET model to take into account the velocity saturation effects, allowing a good prediction of transition times for inverters with reasonable loads and fast varying input ramps. However low voltage modelling of modem technologies must render as well short channel than low field effects in a continuous way. Varying the supply voltage induces extrinsic effects such as current variation and input slew rate effects, and intrinsic ones on the mobility and effective transistor lengths which values can never been determined separately from test structure measurements. For that, theoretical model refinements can hardly reproduce intrinsic effects involved in average variations such as those to be considered in current evaluation for switching delay estimations. Moreover if direct influence of supply voltage on step responses of inverters or gates can be predicted quite easily, modifications induced in the input slew rate contribution to real propagation times are not yet so clearly given.
In the first delay models presented to include input slew rates [2,3], the propagation delay was written as a linear contribution of step responses characteristic of the switching inverter and of its controlling device. These models did not include the influence of short circuit currents and were limited to fast input ramps. Further improvement has been obtained in [4], where simple technology dependent corrections extend the application range of the preceding models over a large domain of configurations. Recently Jeppson [5] , in an attempt to consider exact wave form and coupling capacitances obtained a physical expression equivalent to a second order development of the rationale function of [4].
As a common feature of these models, delays of inverters (gates) are increased by a significant fraction of the time spent by the controlling input ramp, to rise (fall). This is clearly shown in figure 1 which illustrates the simulated variations of the propagation delay of an inverter (with constant load), controlled by different input ramps. The fraction of input delay to be considered, has been tentatively physically defined in [4], as the time spent by the input ramp to create sufficient current unbalance in the controlled device, to equilibrate the output load (thus allowing output voltage variation). In fact, for usual tapring factors, it has been observed that this unbalance is sufficient only when the P (or N) is completely switched off. In that conditions, defining delays with respect to the half supply voltage and considering linear input wave forms, thie input ramp contribution to the propagation delay were easily obtained as the time necessary for the input to ramp from VDfl to VDD-iVTpI or (V, ) for rising (falling) input edges, such as:
with A = 1 -2 Z Iv I a n d B -1 -2 5 VDD VDD where tL.HS,mS represent the step response of the controlling device.
If this delay model gives good results for standard 5v supply voltage, it appears insufficient for low voltage applicatiain and almost when the range of supply voltage approaches the sum of the threshold voltages. It has been clearly observed that gate delays increase exponentially when V~, D approaches VTN+IVTPI. This is due lo the decrease of the current available which controls the step response and to the increase of the contribution of the input slew delay. This is illustrated in figure 2 where we show the. supply voltage dependence of the dynamic transfer characteristic of an inverter with a constant load, controlled by an identically loaded inverter. As it can be observed,, lower is the supply voltage value, larger is the fraction cif the input ramp necessary to switch the output (ie larger is the time to create sufficient current unbalance to equilibrate the load). This trend is not reproduced using We propose in this paper a modelling, for low values of supply voltage, of the intrinsic effects and of the input slope contribution to the delay of inverters. For that we will first study the effect of the supply voltage on the individual step responses. Then we will consider the effect of the input slew rate. Validations will be given through SPICE simulations and measurements of the supply voltage sensitivity of the oscillation period of integrated ring oscillators.
Low Voltage Modelling of Step Responses
We first study here the step response modifications induced by the decrease in supply voItage. In former work [6, 7] we defined step responses of inverters (gates) as the average charge transfer necessary to equilibrate the output load under the input drive. This charge transfer has been understood as produced by the unbalance current developed in the cell under consideration, as:
where is the delay evaluated at half supply voltage, C , the total output load, AV the output voltage swing (here VD&) and <I> the average output unbalance current.
As given in [6, 7] , this average current can be evaluated easily through effective parameters. This results in explicit equations for delays such as:
where:
characterises the intrinsic speed of the process, and: models the effective process dissymmetry between N and P msistors. I-,, For VDD values lower than V&IVT~I and greater than V, or IVpI (ie out of the sub threshold regime), the consideration of the transistor operating mode shows that they are always working in saturation mode, and the value of the average current, used in (2) must be modified. Conserving the general shape of equ.3, the parameters defined in equ.4 and 5 become:
Note here that further modelling for sub threshold range could be obtained in the same way, following [9] . However, as we will show later, the degradation of speed and sensitivity to process variation is so important that sub threshold operating mode does not appear very reliable for high performance digital applications.
As obtained in equ. 6, z, , and R@) reflects the explicit dependence of the delay parameters to the supply voltage variation. To be complete it is necessary to consider the implicit dependency of the mobility. In equ. 4 and 5, the mobility values are determined at V D D d V , and after calibration on SPICE (level 6), they represent the effective value of this parameter, across the voltage swing. The decrease of VDD lowers the field on the transistor channel resulting in an improvement of the effective mobility value. To model correctly low voltage effects, this improvement of the mobility must be introduced. This can be done easily considering that at very low VDD the mobility value must be equal to the low field one, and at standard 5v it is decreased due to field effects in the channel. First order modelling can be obtained with the empirical expression: (7) where po is the low field effect mobility and 8 an empirical coefficient to be determined from the calibrated value of the mobility at VDD=5v, as:
For a specific process, using the values of mobilities determined at 5v on test structures, it is then possible to calculate the evolution of this parameter with the supply voltage.
Results are given in fig. 3 Table 1 illustrates the evolution of the mobility and delay parameters (equ. 4,6,7) with the supply voltage. As expected the degradation of performances is becoming prohibitive for VDD values approaching the highest threshold voltage. Figure 4 highlights the sensitivity of the TSt parameter to the supply voltage. R(P) I 44.8 I 17.2 I 10.9 I 8.3 I 7.0 I 5.6 1 4.9 I 3.8 I 3.6 I 3.5 - Table! 1: Supply voltage evolution of the mobility and delay parameters, as given from equ. 4-7
From these results we can conclude here that for V D D > V T~W T~I the degradation of delay performance is quite limited, the decrease of available current, due to the lowering olf supply voltage, is partly compensated by the improvement of the mobility.
For V' DD<VTN+IVTpI the sensitivity of the intrinsic delay performances, to the supply voltage, becomes prohibitive. Moreover, as shown in Table 1 observing R(p) variation, the dissymmetry between N and P transistors (output falling and rising edges, respectively) is greatly alffected. 
Low Voltage Input Slope Effects
Second effect to be considered in modelling supply voltage scaling is the contribution of input slew rate to real prop,agation delays. Input slope effects have been satisfactory introduced for "high" supply voltages by considering the time spent by the input ramp D develop sufficient unbalance current in the structure. For 5v supply voltage and fast input ramp satisfactory results were obtained by imposing total current unbalance, resulting in:
for the fall (rise) time of an inverter (i), controlled by the preceding (i-l)th, where S subscript specifies step responses which model input, output slopes [6, 7] . A and B coefficients, previously defined, represent the fraction of input ramp necessary to switch off N or P transistor block. At a lower value of the supply voltage these expressions of A and B (equ.1) predict less influence of input slew rates, in complete contradiction with the simulation results.
Let us now establish an equivalent formulation of the input slew rate contribution to the delay, useful for low supply voltage values. As specified above, we model each step response through an average unbalance current, <I>, calculated from the working mode of the switching transistor involved. We define now by Iswitch, the unbalance current available in the inverter at the beginning of the output voltage variation. For a given process, the ratio:
is a characteristic of the structure, it represents the relative value of minimal charge necessary to modify the output (level of charge of the output capacitance).
The value of this ratio can be calculated at vDD=5v. <I> has bees already calculated in equ. 3 and I,With is the saturation current of the ON transistor at the cut off of its complementary counterpart.
For example, evaluation for 1,2pm process gives y=0,6. The meaning of this result is that the modification of the output is noticeable (the output begins to fall or rise) when the current available in the ON transistor represent 68% of the average current available in the ON transistor.
Let us define by vmsWitch the value of the input ramp level satisfying this condition. At this value the ON Table 2 gives the variation with the supply voltage of A and B coefficients, calculated for 1,2pm process with Validation of these results has been performed by measuring the evolution, with the supply voltage, of the oscillation period of ring oscillators integrated in 1,2pm process.
In Table 3 we compare measured periods to simulated values (HSPICE level 6) and calculated ones, using equ. 3,9 and 15. As shown in the table, for supply voltage values ranging from 5v to 1,5v the agreement obtained between measured, calculated and simulated values is very good.
For values lower than 1,5v, the discrepancy observed is not significant because of the large sensitivity of the period to threshold voltage fluctuations when VDD approaches VT [ll] . A smali 5% dispersion on the threshold voltage values (which correspond to a realistic dispersion figure) can afford for the difference observed between the low voltage simulated values of the oscillation period and the real ones, measured on the ring oscillator. Moreover, for supply voltage values near the transistor threshold voltage, insufficient modelling of sub threshold effects does not permit accurate comparison. Note that VDD= 1,2v is a very drastic biasing condition for circuits, resulting in an important decrease of performances. Figure 6 illustrates the supply voltage variation (in log scale) of the measured oscillation period together with the calculated values. As shown, the agreement observed between measured and calculated values, using appropriate low voltage expressions for A (equ. 15), hff (equ. 7, 8) and zSt and R(p) (equ. 6) , is quite good and validates the low voltage corrections proposed here. 
Conclusion
Reduction of the supply voltage is a direct consequence of CMOS technology scaling [ 131. The increasing demand for reduced power dissipation while maintaining high speed operation imposes good management of the performance trade-offs. So there is a need for circuit performance prediction at low voltage.
We hnve presented in this paper an improvement of a former delay modelling, for low voltage operation.
Considering explicit equation of deIays, for inverters, we have shown how supply voltage effects can be modelled through the intrinsic speed factor ( 2 3 and the effextive dissymmetry (R(p)) of the process, and by correct modelling of input slopes effects in delays. Calibration of effective mobiIity parameters on test structures appeared sufficient to give clear evidence of the delay sensitivity to the supply voltage. Limits of supply voltage reduction have been defined in terms of process parameters (transistor threshold voltages). Supply voltage sensitivity of the inverter performances has been clearly set up.
Explicit contribution of the input slew rate to the delay has been defined. Validations on measured performances of integrated test circuits have been obtained. They constitute one direct proof of modelling efficiency. Considering [6] , that structural factors are not affected by low voltage operation, extension to gates is straightforward, test circuits are under development on available submicronic processes.
